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WI ABSTRACT 
A timing control system is disclosed which is particu- 
larly useful in connection with simulated mortar shells. 
Special circuitry is provided to assure that the shell does 
not overshoot, but rather detonates early in case of an 
improper condition; this ensures that ground personnel 
will not be harmed by a delayed detonation. The system 
responds to an externally applied frequency control 
code which is configured to avoid any confusion be- 
tween different control modes. A premature detonation 
routine is entered in case an improper time-setting signal 
is entered, or if the shell is launched before completion 
of the time-setting sequence. Special provisions are also 
made for very early launch situations and improper 
detonator connections. An alternate abort mode is pro- 
vided to discharge the internal power supply without a 
detonation in a manner that can be externally moni- 
tored, thereby providing a mechanism for non-destruc- 
tive testing. The abort mode also accelerates the timing 
function for rapid testing. 
36 Claims, 8 Drawing Sheets 
-26 
https://ntrs.nasa.gov/search.jsp?R=20080008747 2019-08-30T03:32:19+00:00Z
U.S. Patent May 16,1989 
Q, i( 
OD :{ 
* 
Sheet 1 of 8 4,829,899 
'I 
f I 0 
U.S. Patent May 16,1989 Sheet 2 of 8 4,829,899 
I + I&- 0 
r 
3 
8 
, 
U.S. Patent May 16,1989 Sheet 3 of 8 4,829,899 
d F
4 
$= 
?, 
a, rn 
fi: 
5 
4 
P 
U.S. Patent May 16,1989 Sheet 4 of 8 4,829,899 
I 
I 
--------- --------------- 
ABORT DETECT 
I ' LAUNCH DETECT I L------------------------------------1 
FIG. 6. 
US. Patent May 16,1989 Sheet 5 of 8 4,829,899 
US. Patent May 16,1989 
P @ p +  e 
Sheet 6 of 8 4,829,899 
U 
U.S. Patent May 16,1989 Sheet 7 of 8 4,829,899 
268 
FIG. 9. 
SUB )--------D Vdd 
FIG. 12. 
US. Patent Sheet 8 of 8 4,829,899 May 16,1989 
204 
24 V a T I 
2w\ MTMIEN45 h . S2O8 
IN 
FIG. IO. 
Vdd 
FIG. I1 
1 
4,829,899 
TIMING CONTROL SYSTEM 
ORIGIN OF INVENTION 
n e  invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to timing circuits, and more 
particularly to timing systems for training devices used 
to simulate mortar fire. 
2. Description of the Related Art 
Simulated mortar fire is employed in war games and 
other training exercises to provide a more realistic com- 
bat situation. The devices are fired from a launcher 
which operates by compressed air and calculates the 
desired trajectory and delay period until detonation, SO 
that simulated explosions occur in the air over the train- 
ees. The detonation produces a visual flash, an audible 
blast and smoke. 
Detonation timers for other types of projectiles have 
typically been concerned with avoiding premature det- 
onations to be sure the devices do not explode while still 
in the launcher. With simulated mortar fire, the problem 
has been found to be exactly the opposite. Whereas the 
launchers employed can typically withstand the force 
of a simulated mortar explosion, any unforeseen delay in 
the detonation can result in the projectile over-shooting 
its intended location and either exploding dangerously 
close to ground personnel, or actually striking someone. 
No simulated mortar devices are available which 
have adequate safeguards against delayed detonation, or 
are selfchecking. Detonation timing systems designed 
for other applications, such as that disclosed in U.S. Pat. 
No. 4,644,864 to Komorowski et al., do not satisfy the 
needs of simulated mortar fire. Komorowski et al. is 
designed primarily for detonating a chaff-dispensing 
projectile for use in radar decoy operations. It employs 
a variable timing mechanism within the projectile that is 
inductively coupled with a control means in the 
launcher. A train of tone-burst modulated pulses are 
transmitted over the inductive coupling to the projec- 
tile, where the pulses are used to charge up a power 
storage capacitor. The pulses also set a counter in the 
projectile to the desired time delay between launching 
the projectile and its detonation to dispense the radar 
decoy chaff. The counter commences a counting-out 
operation at a predetermined rate in response to the 
projectile being launched, at the end of which operation 
the capacitor is discharged to initiate the detonation. 
In addition to the requirements of having an accurate 
time setting device and avoiding the overshoot which 
results from too long a delay period before detonation, 
it would be very desirable to have a non-destructive 
technique for testing the operation of the timing system. 
At present, testing is accomplished by actually detonat- 
ing a sampling of a production run, and projecting the 
results onto the entire run. This of course does not take 
individual variances into account, and is also wasteful. 
In addition to accurate timing and a non-destructive 
test capability, the cost and size of simulated mortar 
projectiles should be as small as possible, with accompa- 
nying low power requirements. 
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SUMMARY OF THE INVENTION 
In view of the above problems, an object of the pres- 
ent invention is the provision of a novel and improved 
time delay system which can easily be programmed to 
any one of a variety of different delay times, and which 
includes safeguards against overshoot and improper 
settings. 
Another object is the provision of such a system with 
a novel coding arrangement that permits the rapid input 
of program information with a high degree of accuracy 
and security. 
Still another object is the provision of such a system 
with an alternate abort mode that locks out a detonation 
and can be used for rapid non-destructive testing of the 
device. 
It is also an object of the invention to provide a tim- 
ing system that is uniquely suited to simulated mortar 
fue, and which is low cost and has low power require- 
ments. 
These and other objects are accomplished with a 
timing control system which is responsive to the control 
frequency of an input signal within a predetermined 
time-setting frequency range to set a desired delay time 
for actuating a device. The timing circuitry is initially 
reset by the application of a reset signal within a fre- 
quency range that is segregated from the time-setting 
input frequency; by making the reset frequency range 
higher than the time-setting range, reset input signals 
cannot be mistaken for time-setting signals during the 
initial period when the circuit’s clock oscillator is pow- 
ering up. The termination of an initial reset signal trig- 
gers a delayed sampling of the input signal to determine 
the subsequent time-setting frequency. The timer begins 
to timeout toward an actuation when the input signal is 
terminated. However, actuation is inhibited if the input 
signal terminates less than a predetermined delay period 
after the end of a reset signal. 
The timing system also has an abort mode that diverts 
the output of a power supply away from an actuation, 
and instead discharges the power supply through an 
input/output inductive winding so that the discharge 
can be externally sensed. The abort mode is preferably 
entered in response to an input control signal within a 
frequency range that is different from the reset and 
time-setting frequency ranges, and preferably requires 
the abort signal to last for at least a predetermined per- 
iod of time corresponding to a plural number of succes- 
sive samples. The abort mode is particularly useful for 
non-destructive testing. It causes the system’s power 
supply capacitor to discharge back through the input 
communications coil, thereby permitting the operation 
of the system to be monitored externally. It accelerates 
the operation of the timer control circuit, permitting 
testing to be completed considerably faster than in ac- 
tual field use. 
When used to control the detonation of a projectile, 
the system tests for and responds to various discrepan- 
cies bv causing. a detonation after a delay Deriod which 
60 is less-than the lowest settable time deli< This causes 
the projectile to detonate early when it is generally 
harmless, rather than to overshoot and risk injury to 
personnel on the ground from impact or delayed deto- 
nation. The conditions that lead to this early detonation 
65 are a delay set-time which exceeds or is less than the 
permissible set-time limits, and an early launch indi- 
cated by an insufficient interval for the time set input 
following a reset. For a sensed very early launch condi- 
. 4.829,899 
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tion, the power supply capacitor is discharged after a 
relatively long delay period. The system is not given a 
premature detonation as in the other discrepancy condi- 
tions because the very early launch indicator may repre- 
sent a faulty clock oscillator which cannot be relied 
upon to set any detonation period. 
The system thus allows for a quick and efficient input 
of program information from an external source, can be 
quickly and non-destructively tested, and enters an 
appropriate alternate detonation mode when an im- 
proper condition is detected. These and other features 
and objects of the invention will be apparent to those 
skilled in the art from the following detailed description 
of a preferred embodiment, taken together with the 
accompanying drawings, in which: 
DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a bar chart indicating the various input 
control frequency ranges for a preferred embodiment of 
the invention; 
FIG. 2 is a bar graph representing a reset/abort input 
control code pattern; 
FIG. 3 is a series of signal traces illustrating the set- 
time signal sampling which occurs after a reset signal; 
FIG. 4 is a block diagram of the discrete system ele- 
ments which are interconnected with an integrated 
circuit control chip in the preferred embodiment; 
FIG. 5 is a table of various operating conditions and 
non-destructive test options and the results thereof; 
FIGS. 6 ,7  and 8 are schematic diagrams of the reset, 
abort and launch detection circuitry, of the timer and 
timer control circuitry, and of the detonation and dis- 
charge circuitry, respectively; 
FIG. 9 is a plan view showing a layout of the various 
system elements within a projectile; 
FIG. 10 is a schematic diagram of interface communi- 
cations circuitry used with the preferred embodiment 
FIG. 11 is a schematic diagram of a preferred oscilla- 
tor circuit; and 
FIG. 12 is a schematic diagram of a preferred current 
regulator power source for the system circuitry. 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT 
The present detonator timing system employs a 
uniqpe frequency-based code for setting the time for an 
actuation to occur, for initially resetting the system, and 
for entering an abort mode for non-destructive testing 
of the system. Although it may have numerous applica- 
tions, the preferred embodiment will be described with 
reference to a detonation control system for a projectile 
such as a simulated mortar shell. 
A preferred code frequency spectrum is illustrated in 
FIG. 1; although nominal specific frequencies are given, 
these are generally arbitrary and not limiting. A mid- 
band frequency range 2 from 32.8 KHz to 98.3 KHz is 
reserved for setting a timer that controls the delay per- 
iod until detonation. The programmed delay period is 
inverse to the input frequency, with 32.8 KHz corre- 
sponding to a delay period of 24 seconds and 98.3 KHz 
to a delay period of 8 seconds. As explained further 
below, the time delay is programmed into the timing 
system by application of a valid frequency for at least 
0.26 seconds after the system has been reset. Launching 
the projectile initiates the timeout to detonation. 
The frequency range of 115 KHz and above is re- 
served as a reset range 4. An input control frequency 
within this range resets all of the internal counters and 
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flip-flops within the timing system. Although somewhat 
lower frequencies might also be detected as a reset 
signal on some occasions depending upon the relative 
phasing between the input frequency and the crystal 
oscillator employed in the timing system, and their 
relative jitter, the frequency deadband between the 
nominal set-time and reset ranges assures that the high- 
est valid set-time frequency (98.3 KHz) will not be 
detected as a reset signal. 
During power-up the system’s crystal oscillator may 
start momentarily at a frequency lower than its resonant 
frequency of 32.768 KHz. Since the reset function is 
detected by a comparison of the input frequency with 
the internal oscillator frequency, the actual control 
frequency that will cause reset will therefore be lower 
while the crystal is achieving stability. However, any 
frequency above 115 KHz will always be interpreted as 
reset no matter how slow the oscillator is operating. 
The nominal frequency range of 16 KHz-24 KHz is 
reserved for an abort function 6. An abort input is deliv- 
ered for testing purposes, and causes a storage capacitor 
in the timing system to harmlessly discharge rather than 
detonate the device. The capacitor discharge can be 
externally sensed, thereby permitting the operation of 
the system to be externally monitored. Since the same 
type of jitter considerations apply as for reset, the actual 
range of frequencies that will be detected as abort will 
be broader by some unspecified amount. The launcher 
should preferably apply 20 KHz (t 10%) for 5 millisec- 
onds to guarantee safety during power failure, but the 
actual range of abort frequencies is greater than +20%. 
The abort condition is latched, and the only frequency 
that can unlatch it is reset. If abort comes up set on 
power-up, it will be overridden by the reset frequency 
as the oscillator starts. The lowest frequency that can 
set a valid time delay (24 seconds) is 32.768 KHz, which 
is well above the abort range. As explained further 
below, the operation of the timing system is accelerated 
during abort, preferably by a factor of 64, so that testing 
can be done without having to wait for the full delay 
periods used in the field. 
Detected input frequencies in the deadband 8 be- 
tween the set-time and reset ranges, and the deadband 
10 between the set-time and abort ranges, respectively, 
are treated as invalid inputs. The timing system re- 
sponds to these frequencies by entering a shorter deto- 
nation delay sequence that causes the projectile to deto- 
nate in 4 seconds. This is considerably less than the 
minimum set-time period of 8 seconds, and assures that 
the projectile will detonate before it has an opportunity 
to overshoot and cause damage. 
The timing system employs two separate sampling 
periods. The first of these is used to detect the control 
codes RESET and ABORT, and is illustrated in FIG. 2. 
Code sample windows 12 are 488 microseconds wide, 
and are repeated at a nominal 1 KHz (actually 1.024 
KHz) rate to produce sample cycles 976 microseconds 
wide. The ABORT input requires a frequency between 
16 KHz and 24 KHZ during four consecutive code 
sample windows. ABORT can be applied either before, 
during or after the set-time frequency input. 
The second sampling period is used for setting the 
time delay. This period begins immediately after the end 
of the reset period, and is illustrated in FIG. 3. A 10 
millisecond margin is added to the 0.25 second set-time 
frequency duration to establish a 0.26 second total per- 
iod. Immediately after the end of the RESET signal 14, 
the timing circuitry produces 2 Hz, 4 Hz and 8 Hz 
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pulses 16, 18 and 20, respectively. The input set-time 
frequency is sampled during the 62.5 millisecond win- 
dow 22 at the end of the set-time period when the 4 Hz 
and 8 Hz pulses coincide. The set-time frequency is 
gated into the timer during sample window 22 to pre- 
load the set-time. The SETTING and 4 HzD1.5 signals 
shown in FIG. 3 are discussed below. 
A valid launch can occur any time after the end of the 
set-time sampling period. Launch is detected as any 
input frequency lower than the 16 KHz-24 KHz 
ABORT range, and is updated at a 1.024 KHz sampling 
rate. As soon as the launch condition is detected, the 
normal timeout sequence is started unless an abnormal 
condition has been detected. The maximum time after 
the frequency pulses end until the timeout actually 
starts is 1.5 milliseconds. The entire operation of the 
timing system must be started over again if either the 
ABORT or RESET condition is detected. 
A block diagram of the timing system is provided in 
FIG, 4. The circuitry consists of a custom CMOS inte- 
grated circuit 23, a 150 microfarad storage capacitor 26, 
a 0.1 microfarad filter capacitor 46, a 32.768 KHz quartz 
crystal 28, a six-turn printed circuit pickup coil 30 (pref- 
erably 1.625 in. in diameter), and a squib 32 which when 
actuated actually produces the detonation. In addition 
to the digital logic on the IC chip, most of the discrete 
components are also integrated onto the chip to reduce 
costs and increase reliability. The only component that 
to date has not been successfully integrated is a 100 
Megohm crystal oscillator bias resistor 34 due to its 
extremely high impedance. 
The power supply capacitor 26 is connected through 
the squib 32 to provide power for a 5 microamp current 
regulator 36, which in turn powers the CMOS timing 
circuit 24. The current regulator circuit 36 has a special 
low power design discussed later. The squib is fired 
when a signal is delivered from the timing circuit over 
line 38 to a fire field effect transistor (FET) 40, which 
closes a circuit between the squib and the power supply 
capacitor. FET 40 is a 1 ohm N-channel device. 
A squib sensing circuit 42 detects whether the squib is 
making proper contact on the circuit board by sensing 
the voltage across the squib. This voltage is normally 
almost zero because of the squib’s very low resistance. 
If any appreciable voltage is detected, indicating that 
the squib is not properly connected, the timing logic 
circuitry 24 immediately produces a signal which causes 
the power capacitor 26 to be discharged. This prevents 
an unintended detonation should the squib be recon- 
nected when the projectile impacts the ground. 
The power supply capacitor 26 is initially charged by 
a charging signal inductively applied from the launcher 
to the input coil 30, which in turn transmits the charging 
signal through a diode 44 to the capacitor. The charging 
energy preferably comes from a fly-back transformer 
technique in the launcher that starts with a wide (about 
2.5 microseconds) negative pulse of low amplitude (- 1 
volt on the secondary) and ends with a narrow (400 
nanosecond) positive pulse of much higher amplitude 
(+ 8 volts on the secondary). The repetition rate is be- 
tween 20 and 115 KHz. The desired energy is in the 
positive pulses, but the negative pulses are required due 
to the fly-back technique which generates pulses of high 
enough voltage (150 volts on the primary) to couple 
across the inefficient path from the launcher (primary) 
coil to the projectile (secondary) coil 30. A 0.1 micro- 
farad filter capacitor 46 is connected in series with a 2K 
resistor 48 and a diode 50 between a center tap of coil 30 
6 
and the opposite side of power supply capacitor 26. The 
resistor 48 limits the filter capacitor’s rate of rise to 
avoid latch-up problems. 
Discharge of the power capacitor 26 in the event of 
5 an abort command or an improper squib placement is 
controlled by a 100 ohm P-channel FET 52. The opera- 
tion of discharge transistor 52 is controlled by the digi- 
tal logic 24. The transistor is connected between the 
power capacitor 26 and the coil center tap 54. When it 
10 is gated, the discharge transistor allows the power ca- 
pacitor to discharge directly through the coil. This 
produces a coil signal that can be detected from the 
launcher (or test set-up) to verify that a discharge has 
occurred. Coil 30 thus serves as both an input mecha- 
15 nism for transmitting signals to the timing system, and 
as an output mechanism for indicating that a discharge 
has occurred. The frequency control signals for reset, 
abort and set-time are all applied from center tap 54 to 
the logic circuitry 24. 
FIG. 5 is a table illustrating the programming and 
operation of the timing system for various detonation 
and abort sequences. Fifteen different sets of inputs are 
shown. In all but the last set of inputs, each is initiated 
with the application of a proper reset frequency for 500 
25 milliseconds. The input on line 1 illustrates the normal 
operation of the system for the longest permissible set- 
time of 24 seconds. A set-time frequency of slightly 
greater than 32.768 KHz is applied for 260 milliseconds. 
Since this is within the permissible set-time frequency 
30 range, it results in a detonation after the desired delay 
period of 24 seconds. Input number 2 represents the 
same conditions, but with the addition of an abort con- 
trol input for 10 milliseconds. This causes the system to 
enter the abort mode and accelerate by a factor of 64. 
35 Accordingly, the power capacitor discharges into the 
input/output coil after 375 milliseconds (24 seconds 
divided by 64), rather than firing the squib. 
In line 3 a set-time frequency less than 32.768 KHz is 
applied. Since this is below the permissible set-time 
40 frequency range, the timing system enters its alternate 
timeout mode for improper settings and causes a deto- 
nation in 4 seconds. The non-destructive test for this 
operation is illustrated in line 4, in which an abort input 
is applied to produce a power capacitor discharge in 
In line 5 a proper mid-range set-time frequency of 
65.536 KHz is applied, resulting in a detonation delay 
period of 16 seconds. Test verification is provided on lie 
20 
45 62.5 milliseconds (4 seconds divided by 64). 
6 with an abort input that produces a capacitor dis- 
50 charge in 250 milliseconds. A minimum 8 second deto- 
nation delay resulting from a set-time frequency slightly 
less than 98.304 KHz is shown on line 7, with its test 
verification on line 8. 
On line 9 a set-time frequency slightly greater than 
55 the 98.304 KHz maximum is applied, resulting in a deto- 
nation in 4 seconds. Test verification through the abort 
sequence is shown on line 10. 
It is also desired that the projectile be detonated 
quickly if is it launched before the set-time input has 
60 been completed, thereby eliminating any chance of an 
overshoot. This early launch condition is illustrated on 
line 11, in which the set-time frequency has been ip- 
plied for somewhat more than 125 milliseconds but less 
than the full 260 millisecond period. As in the case of an 
65 improper set-time frequency, detonation is produced in 
4 seconds. 
An abort test in which no set-time frequency is ap- 
plied, but rather an abort frequency is continued into 
8 
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the set-time period, is shown on line 12. The result is a lines 62. The frequency input signal is applied to a six 
discharge in 62.5 milliseconds, the same as for any other stage counter 64, from which outputs are taken repre- 
aborted improper set-time frequency. senting the total number of input pulses divided by 16, 
Line 13 illustrates the 6‘very early launch” mode 32 and 64, respectively. These three outputs are sup- 
which is defined as a launch that occurs within the frst 5 plied to a NAND gate 66, which in turn operates a 
125 milliseconds after the end of a reset signal. This flip-flop 68 supplied with a nominal 1 KHz (1.024 KHz) 
represents a special case, since if it occurs in an actual signal. A similar nominal 1 KHz (actually 1.024 KHz) 
launcher in the field it is most likely due to a crystal that signal periodically resets counter 64 to establish the 976 
takes too long to start oscillating at the correct fre- microsecond sample cycles referred to in connection 
quency, and therefore accurate timing is not possible. In 10 with FIG. 2. 
this event it is not considered desirable to ever attempt The output of flip-flop 68 is applied to a NOR gate 70, 
to fire the squib, since there is no way to predict or which receives an unused input from the voltage supply 
control the timing. Therefore, the circuitry will guaran- Voo through schmitt trigger circuit 72. The output of 
tee a dud by causing an abort-type discharge of the NOR circuit 70 indicates the negation of either a reset 
power capacitor 32 seconds after launch. If the storage 15 signal or a power on condition; this signal is inverted by 
capacitor cannot maintain its charge for this length of inverter 74 to indicate the presence of a reset signal. 
time, the discharge will not occur. The conditions on Any time the number of counts by counter 64 during a 
line 13 can thus be used to determine whether the ca- code sample window reaches 56, a reset signal is pro- 
pacitor can hold its charge for 32 seconds. duced at the output of inverter 74. The lowest input 
The abort conditions on line 14 are similar to those of 20 frequency corresponding to this count is 
line 12, with no set-time frequency applied but with the 56X2.048= 115 KHz, which provides some tolerance 
abort frequency extending into the set-time period. On for the nominal 115 KHz reset frequency. The POR 
line 14, however, the abort frequency ends in less than output of inverter 74 in FIG. 6 refers to “power on 
125 milliseconds, rather than extending beyond 125 reset”. 
milliseconds as on line 12. This simulates a “very early 25 The circuitry for detecting an abort signal is enclosed 
launch”, and produces a discharge after 0.5 seconds (32 within dashed line 76. It consists of a series of four 
seconds divided by 64). flip-flops 78, 80, 82 and 84 interconnected as shown. 
Line 15 represents a final package test that must be The first flip-flop 78 receives over line 86 the input 
performed in an explosion-safe environment and is de- signal divided by 4, which signal is transmitted over line 
signed to test the mechanically sensitive parts of the 30 88 from counter 64 and processed through the launch 
system (the crystal, squib and capacitor contacts). The detect circuit discussed below. The flip-flops 78, 80, 82 
test involves applying the reset frequency for about 200 and 84 are actuated in succession each time an input 
milliseconds, followed by an abort frequency for 130 signal is received within the 16 KHz-24 KHz abort 
milliseconds, and then measuring the time to discharge code range. The abort signal must be present for four 
which can be one of three values. If everything is work- 35 successive samples to actuate all four flip-flops. This 
ing correctly, the discharge will occur 62.5 milliseconds requirement is made so that a launch will not be de- 
after launch, since the sequence is an aborted early- tected as an abort in case the launch occurs between 
launch, improper set-time condition. If the crystal oscil- samples, and to account for the transition at the begin- 
lator is defective in some way and results in the fre- ning of the launch when the projectile is leaving the 
quency taking too long to stabilize, then the sequence 40 breech coil. A NAND gate 89 and flip-flop 90 are inter- 
will look like an aborted “very early launch”, and will connected at the output of flip-flop 84, with the 1 KHz 
cause discharge 500 milliseconds after launch. If the enable clock signal and the lack of reset- signal applied 
squib is not making contact, then the squib sensing cir- to flip-flop 90. When an abort input code is present for 
cuit will cause discharge within 30 milliseconds of four successive sample windows, flip-flop 90 produces a 
launch. If the capacitor or other circuitry has failed in 45 corresponding output over output line 92. This abort 
some gross way, no discharge will be detected and the signal sets the timeout control circuitry, discussed be- 
part should be rejected. There are other failure modes low, into the abort mode. 
that can result in an explosion occurring either on appli- The launch detection circuitry enclosed in dashed 
cation of the charging pulses or any time thereafter if a l i e  94 detects any input frequency lower than the abort 
discharge condition is not detected; therefore, the test- 50 range as an indication that the projectile has been 
ing facility must provide some way of destroying or launched. 16 KHz thus acts as an upper threshold for 
containing such failed parts. launch detection. The circuitry shown is supplied with 
A wide variety of non-destructive tests are thus possi- the nominal 1 KHz clock signal so that the launch de- 
ble with the novel timing system. The abort mode tection is updated on each sample at a 1.024 KHz rate. 
makes it possible to test for various types of improper 55 The maximum time after the input frequency pulses end 
inputs, and can also be used to determine the actual until the timeout actually starts is 1.5 milliseconds. An 
operating frequency ranges of the device being tested. output flip-flop 96 assures that reset is not present, and 
For example, by testing with a range of frequencies produces the launch indication over output line 98. 
slightly above and below the limits of the nominal per- Referring now to FIG. 7, a schematic diagram of the 
missible set-time frequency range, the actual set-time 60 system clock 100, timer setting and timeout control 
range for the device being tested can be accurately circuitry 102 and timer 104 is provided. The system 
determined. clock 100 is set from the crystal oscillator 28 shown in 
Details of the system circuitry will now be described. FIG. 4. The active circuit for the crystal oscillator is a 
FIG. 6 shows the chip circuitry used to detect reset, CMOS schmitt trigger 106 with the external 100 Meg- 
abort and launch inputs. The control signal from the 65 ohm bias resistor 34. At very low VDD supply voltages, 
input coil is applied to a frequency input terminal 56, in the order of 1 volt, schmitt trigger 106 does not have 
and from there through a schmitt trigger circuit 58 and enough bandwidth to allow the crystal to define the 
inverter 60 to the reset detect circuit enclosed in dashed frequency, and it oscillates at a very low frequency. The 
4,829,899 
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output of the oscillator has significant slope on its transi- 
tions, requiring a second schmitt trigger 108 to allow 
low power operation and eliminate the possibility of 
extra counts being picked up by the downstream flip- 
flops. 
All of the timing references are provided by the oscil- 
lator frequency divided by a five-stage counter 110, 
which produces the 1.024 KHz reference frepency at 
the output of its final stage. The only time a higher 
frequency is used is after launch for an aborted condi- 
tion, when all the normal timer functions operate at 64 
times their normal speed (16 KHz instead of 256 Hz). 
The reset, abort and launch counters described above 
operate continuously and are updated at the 1.024 KHz 
rate. 
Immediately after the reset input has terminated a 
nine-stage counter 112, which is supplied with the nomi- 
nal 1 KHz reference frequency, provides 8, 4 and 2 Hz 
output signals. These signals are used for the set-time 
frequency sample window 22 described in connection 
with FIG. 3. 
A 256 Hz signal is developed by a two-stage counter 
114 in response to the nominal 1 KHz reference and is 
supplied to a multiplexer circuit 116, which is also sup- 
plied with a 16 KHz signal from counter 110. The simul- 
taneous presence of abort and launch conditions is 
brought into the multiplexer via NAND gate 118, and 
causes a 16 KHz output over multiplexer output line 120 
when both signals are present. Otherwise, a 256 Hz 
signal is produced over multiplexer output line 120 
when enabled by a launch signal applied to the counter 
114 reset. 
The timer section 104 consists of a fourteen-stage 
counter 122 which is controlled by reset input 124 to 
operate in the absence of an input reset signal. Outputs 
are taken from the counter at 12.5% of its capacity (to 
produce a premature detonation in case of an improper 
time-setting), at the 25% and 50% of capacity levels, 
and at the 100% level to indicate the conclusion of a 
timeout. The counter 122 counts up and responds to a 
time-setting signal on line 126 from the timer setting and 
timeout control circuit 102. In normal operation, this 
signal is the time-setting frequency that is applied to the 
projectile, and causes the counter 122 to count up by a 
corresponding amount during the 62.5 milliseconds 
frequency sampling window. After the window is com- 
pleted, the counter retains its count until a launch is 
detected. At that point pulses are applied to line 126 at 
either the 256 Hz rate for a normal timeout, or at the 16 
KHz rate for an accelerated abort timeout. 
With a time-setting frequency at the lower end of the 
permissible range, in the vicinity of 32 KHz, counter 
122 will initially count up only to about 25% of its 
capacity, while with a higher time-setting frequency in 
the order of 98 KHz the counter will initially count up 
to about 75% of capacity. Thus, the higher the time-set- 
ting frequency, the lower will be the unused capacity 
remaining in the counter. As the counter continues to 
count up after launch, a low initial time-setting fre- 
quency will therefore result in a longer timeout because 
of the greater unused capacity, while the inverse will be 
true for a high initial time-setting frequency. 
The sequence of timer operation is controlled by the 
circuitry in the lower right portion of the timer setting 
and timeout control circuit 102. The operation of this 
circuitry is more easily understood if FIG. 3 is also 
referred to. Immediately after clock counter 112 pro- 
duces a positive 2 Hz signal for the first time, the output 
5 
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of a NOR-gate flip-flop 128 in the timer setting circuitry 
goes low; this output is referred to as SETTING. It sets 
the detonation timer 122 at whatever count has been 
reached at the end of the frequency sampling window 
22. An additional timing signal produced by the cir- 
cuitry is the 4 Hz clock signal inverted and delayed by 
1.5 milliseconds, which is referred to in the figure as 4 
HzD1.5; this signal is produced on output 130 of flip- 
flop 132. There is a 1.5 millisecond overlap between 
SETTING first going low and the 4 HzD1.5 signal; 
during this time the improper conditions are sampled. 
The improper conditions are the timer being less than 
25% or more than 75% full, or launch having already 
occurred. Any one of these improper conditions will 
reset the timer 122 to zero and cause timeout to occur at 
12.5% of the 32 second maximum timeout (4 seconds). 
The circuitry which implements this accelerated time- 
out is described later. 
If launch occurs before the first occurrence of 4 Hz 
going high, a flip-flop 134 is set which immediately ends 
SETTING and causes timeout to go to 100% (32 sec- 
onds). The presence of either this condition or abort is 
sensed by a NAND gate 136, which produces a signal at 
output A causing the discharge FET 52 rather than the 
fire FET 40 to be turned on at the conclusion of time- 
out. As mentioned previously, the abort condition also 
causes timeout to occur 64 times faster. 
The frequency of the time-setting signal applied to 
counter 122 is controlled by the circuitry in the upper 
left portion of the timer setting and timeout control 
circuit 102. The coincidence of a 4 Hz and an 8 Hz 
clock pulse, which corresponds to the 62.5 millisecond 
sample window 22, is sensed by NAND gate 138, the 
output of which gates a NOR gate 140 to pass the time- 
setting frequency signal received by NAND gate 142. 
In the absence of any improper conditions, the time-set- 
ting signal is then passed through NOR gate 142, NOR 
gate 144 and inverter 146 to the timer input 126. Here it 
causes the timer to count up to the desired timeout 
setting. 
During the timeout sequence following launch, the 
256 Hz normal or 16 KHz abort control signal is passed 
by NAND gate 148 and NOR gate 150 to NOR gate 
144. The other input to NOR gate 144 is held low be- 
cause the coincident 4 Hz and 8 Hz pulses have termi- 
nated. This enables the timeout control signal to be 
passed through NOR gate 144 and inverter 146 to con- 
trol the rate of timeout by timer 122. The 256 Hz output 
of counter 114 is not present until launch occurs and 
releases the counter reset. 
The 100% output of timer 122 is applied to a NAND 
gate 158, as shown in FIG. 8, while the 12.5% timer 
output is applied to one input of NAND gate 160. A 
flip-flop circuit 162 has two outputs, one of which 164 is 
applied to NAND gate 158 and indicates a normal con- 
dition, and the other of which 166 is applied to NAND 
gate 160 and indicates an improper condition. The im- 
proper conditions to which flip-flop 162 responds are 
established by a series of NOR gates 168, and include 
the timer 122 being either less than 25% or more than 
75% full, or a launch occurring during the SETTING 
prior to the end of the 4 HzDl.5 signal (the early launch 
condition). Either of these conditions will cause NOR 
gate 169, whose output is connected to the reset line 124 
for timer 122, to reset the counter. Starting from zero, 
the counter will thus actuate its 12.5% output 4 seconds 
after launch if an improper time-setting or early launch 
has been detected. 
4,829,899 
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The outputs of NAND gates 158 and 160 are applied FIG. 11. This is a considerable improvement over prior 
to another NAND gate 170, the output of which in turn oscillator circuits employing output buffer stages. 
is connected to a further NAND gate 172. Gate 172 also The power requirements are also kept low by using a 
responds to the absence of the 4 HzD1.5 signal to pro- current source 36 rather than a voltage supply, such as 
duce an inverted timeout signal over output line 174. 5 a battery, to supfily voltage to the CMOS circuitry. A 
This output is applied to NOR gate 176 and to NAND unique regulator circuit is provided for the current 
gate 177, which together act as a steering mechanism source. Rather than simply using a resistor in series with 
between the fire FET 40 and the discharge FET 52. a voltage source, which would waste considerable cur- 
NOR gate 176 and NAND gate 177 receive as their rent at the beginning of the flight to be sure that suffi- 
other inputs the abort signal A from NAND gate 136 in 10 cient voltage is left to fire the squib at the end of the 
the timer setting and timeout control circuitry. When flight, the transistor circuit of FIG. 12 is employed. A 
timeout has been completed, the inverted timeout input high impedance FET 210 functions as a current source, 
to NOR gate 176 will go low. This will produce a signal drawing current through series connected FETs 212 
over line 178 at the output of NOR gate 176 that, when and 214 from the squib. The FET pair 212, 214 is con- 
processed through logic circuit block 180, fires the l5 nected across the gate-source terminals of another FET 
discharge FET 52 and causes the power supply capaci- 216. The P-well of N-channel FET 214 is connected to 
tor to discharge without a detonation. its output. By connecting the output of FET 212 in 
The output of steering NOR gate 176 is inverted by common with the inputs to both FETs 212 and 214, a 
inverter 182 which, in the absence of an abort com- precisely controlled voltage is produced across the two 
mand, produces a signal which is fed into flip-flop 184. 2o transistors, independent of the voltage across the squib. 
This device then produces an output over line 186 to The gate-source voltage of FET 216 is thereby held 
actuate the fire FET 40. This discharges the supply constant, producing a constant current for powering the 
capacitor into the squib, causing it to detonate. CMOS circuitry. 
A unique timing control system for detonating a pro- 
which monitors the voltage across the squib. When that jectile has thus been shown and described. While only 
voltage exceeds a threshold level indicating that the one particular preferred embodiment has been dis- 
squib is not properly connected, a signal is delivered cussed, it should be understood that numerous varia- 
over line 190 and through schmitt trigger 192 to a flip- tions and alternate embodiments will occur to those 
flop circuit 194. This circuit responds to a combination 3o skilled in the art. Accordingly, it is intended that the 
of an improper squib connection and a launch condition invention be limited only in terms of the appended 
to gate the discharge transistor 52 through logic circuit claims. 
180, causing the supply capacitor to immediately dis- 
charge. This prevents the squib from later detonating 
should it be reconnected upon impact. 
FIG. 9 shows the physical layout of the circuit board 
inside the projectile which supports the timing control a timer, 
system. Coil 30 is printed around the periphery of the an actuation circuit responsive to the timer for en- 
circular board. The board is sized to fit within its pro- abling an actuation, 
jectile; for a typical simulated mortar shell, the board 40 input means for receiving an input signal having a 
diameter is 13 inch. Power supply capacitor 26 is imple- control frequency, and 
mented as two separate parallel capacitors 26A and 26B a timer control circuit which is responsive to the 
to satisfy the limited space availability. The integrated control frequency of an input signal received by 
circuit chip which incorporates the control circuitry of the input means within a predetermined time-set- 
FIGS. 6-8 is indicated by reference numeral 196. ting frequency range, the timer control circuit set- 
FIG. 10 shows the preferred diver circuitry in the ting the timer to enable an actuation after a delay 
launcher or test set-up which is used to initially charge period which varies according to the control fre- 
the power supply capacitor 26, and thereafter to deliver quency of the input signal within said time-setting 
control and time-setting signals to the projectile timing frequency range. 
system. It includes a ten-turn coil 198 approximately 50 2. The timing control system of claim 1, further com- 
2.25 inches in diameter which surrounds the projectile prising a reset circuit connected to reset the timer in 
and its printed circuit board. Input pulses are applied response to an input signal having a control frequency 
along the line 200 to the gate of an FET 202, which within a predetermined reset frequency range. 
controls the flow of current from a 24 volt positive 3. The timing control system of claim 2, wherein said 
voltage bus 204 through the parallel circuit consisting 55 time-setting and reset control frequency ranges are 
of coil 198 and resistor 206. A zener diode 208 is con- mutually exclusive. 
nected parallel to FET 202 to limit the voltage across 4. The timing control system of claim 3, wherein said 
that device and regulate the voltage to the timer circuit. timer control circuit includes a clock oscillator which 
A unique oscillator circuit is also employed which provides a reference control frequency, and said reset 
helps to achieve very low power operation. Standard 60 control frequency range is at a higher frequency level 
schmitt trigger oscillators employ inverter buffer stages than said time-setting frequency range, thereby prevent- 
at the output of each schmitt trigger circuit. This re- ing a reset signal from being interpreted as a time-set- 
quires additional resistors and capacitors, which in turn ting signal when the oscillator is operating at less than 
require more power and take longer to come up to the clock frequency during a power-up period. 
speed. In the present invention, the schmitt trigger cir- 65 5. The timing control system of claim 3, wherein said 
cuits 106 and 108 in the oscillator are single stage reset control frequency range comprises frequencies 
schmitt triggers, without output buffers. The simple greater than approximately 115 KHz, and said time-set- 
circuitry employed by each schmitt trigger is shown in ting frequency range is approximately 32 KHz-98 KHz. 
The squib condition is sensed by a transistor 188 25 
We claim: 
1. A timing control system having an actuator which 
35 is intended to be actuated a settable delay period after 
timing has started, comprising: 
45 
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6. The timing control system of claim 2, wherein said 
timer control circuit includes means for sampling the 
input control frequency a predetermined sample delay 
period after the end of a reset signal to determine the 
7. The timing control system of claim 6, wherein said 
sampling means samples the input control frequency for 
a predetermined sample period which is less than said 
predetermined sample delay period. 
control circuit including means for initiating a timeout 
of the timer in response to the frequency of the input 
signal at the input means falling below a threshold level. 
9. The timing control system of claim 8, wherein said 
timer control circuit includes a clock oscillator which l5 
provides a reference control frequency, and further 
comprising means for inhibiting an actuation in re- 
sponse to the input signal frequency falling below said 
threshold level at a time less than a predetermined delay 
period after the end 0f.a reset signal. 
10. The timing control system of claim 9, wherein 
said predetermined time-setting frequency range corre- 
sponds to a predetermined actuation delay period range, 
and said timer control circuit includes means for Sam- 25 
pling the input frequency for a predetermined sample 
period after the end of a reset signal, said timer control 
circuit further including means for initiating an actua- 
tion, after an actuation delay period which is less than 
said predetermined actuation delay period range, in 3o 
response to the input signal frequency falling below said 
threshold level between the end of said predetermined 
delay period and the end of said predetermined sample 
period. 
said predetermined time-setting frequency range corre- 
sponds to a predetermined actuation delay range, and 
said timer control circuit includes means for sampling 
the input frequency for a predetermined sample period 
after the end of a reset signal, said timer control circuit 
further including means for initiating an actuation after 
a shortened delay period in response to the input signal 
control frequency falling below said threshold level 
within a predetermined period of time prior to the end 
12. The timing control system of claim 1, said timer 
control circuit being responsive to an input signal out- 
side of said time-setting frequency range to set the sys- 
tem to an alternate actuation mode. 
said predetermined time-setting frequency range corre- 
sponds to a predetermined actuation delay range, and 
said alternate actuation mode actuates after a delay 
period less than said predetermined actuation delay 
range. 55 
14. The timing control system of claim 1, said input 
means comprising an inductance coil. 
15. The timing control system of claim 1, further 
comprising an abort circuit responsive to the control 
frequency of an input signal within a predetermined 60 
abort frequency range for inhibiting an actuation. 
16. The timing control system of claim 15, further 
comprising a reset circuit connected to reset the timer in 
response to an input signal having a control frequency 
within a predetermined reset frequency range. 
17. The timing control system of claim 16, wherein 
said time-setting, abort and reset frequencies are mutu- 
ally exclusive. 
time-setting frequency. 5 
8. The timing control system of claim 2, said timer 10 
20 
11. The timing control system of claim 8, wherein 35 
of said sample period. 45 
13. The timing control system of claim 12, wherein 50 
65 
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18. The timing control system of claim 17, wherein 
said abort circuit is responsive only to at least a prede- 
termined plural number of successive abort signal sam- 
ples to inhibit an actuation. 
19. The timing control system of claim 15, wherein 
said actuation circuit means includes a power storage 
means supplying power for a timed actuation, and said 
abort circuit operates to discharge said power storage 
means. 
20. The timing control system of claim 19, said abort 
circuit diverting the timer output to enable a discharge 
of said power storage means rather than enabling an 
actuation under the control of the timer control circuit. 
21. The timing control system of claim 20, wherein 
said abort circuit is connected to accelerate the opera- 
tion of the timer control circuit. 
22. The timing control circuit of claim 19, said actua- 
tion circuit including a squib for initiating an actuation, 
and further comprising means for sensing the proper 
placement of the squib, and for discharging said power 
storage means when an improper squib placement is 
sensed. 
23. A non-destructively testable detonation timing 
control system for a projectile, comprising: 
a detonator, 
a power storage means, 
a timer, 
a detonation circuit which is responsive to the timer 
for transmitting power from the power storage 
means to actuate the detonator, 
an abort circuit for diverting power from the power 
storage means away from the detonator to inhibit a 
detonation, 
bi-directional input/output means for receiving input 
signals and for transmitting signals indicating the 
occurrence of an abort discharge, said abort circuit 
being responsive to an input abort signal received 
by the input/output means, 
a timer control circuit responsive to a time-setting 
input signal received by the input/output means for 
setting the timer to enable actuation of the detona- 
tor by the detonation circuit after a detonation 
delay period determined by the time-setting input 
signal, and 
an output circuit responsive to the operation of the 
abort circuit for delivering a signal to the input- 
/output means indicating the occurrence of an 
abort. 
24. The system of claim 23, said abort circuit and 
timer control circuits being responsive to input signals 
having frequencies within predetermined abort and 
time-setting frequency ranges, respectively. 
25. The system of claim 23, further comprising a reset 
circuit connected to reset the timer in response to an 
input signal having a frequency within a reset frequency 
range. 
26. The system of claim 25, said abort circuit, timer 
control circuit and reset circuit being responsive to 
input signals having frequencies within Predetermined 
abort, time-setting and reset frequency ranges, respec- 
tively, said frequency ranges being mutually exclusive. 
27. The system of claim 26, said abort, time-setting 
and reset frequency ranges being respectively and ap- 
proximately 16 KHz-24 KHz, 32 KHz-98 KHz, and 
115 KHz and above. 
28. The system of claim 25, wherein said abort circuit 
is responsive only to at least a predetermined plural 
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number of successive abort signal samples to inhibit a comprising means for sensing the proper placement of 
detonation. the squib, and for actuating the abort circuit when an 
29. The system of claim 26, said timer control circuit improper squib placement is sensed. 
being responsive to the frequency of an input signal 35. A timing control system having an actuator which 
within said time-setting frequency range for setting the 5 is intended to be actuated a settable delay period after 
timer to a detonation delay period which varies accord- timing has started, comprising: 
ing to the frequency of said input signal, said abort a timer, 
circuit diverting the timer output to enable the diver- an actuator circuit responsive to the timer for en- 
sion of power from-said power storage means after an abling an actuation, 
abort delay period which is less than the minimum deto- 10 input means for receiving an input control signal 
nation delay period. within a predetermined permissible range, and 
30. The system of claim 29, said abort circuit includ- a timer control circuit which is responsive to an input 
ing a steering circuit connected in circuit with the timer control signal received by the input means within 
output, the steering circuit enabling an actuation of the said permissible range for setting the timer to en- 
detonator in the absence of an abort input signal, and 15 able an actuation within a predetermined delay 
enabling a discharge of the power storage means in the range, the time to actuation varying according to 
presence of an abort input signal. the level of the input signal within its permissible 
31. The system of claim 30, wherein said abort circuit range, the timer control circuit being responsive to 
is connected to accelerate the operation of the timer an input control signal received by the input means 
control circuit. outside of said permissible range for setting the 
32. The system of claim 23, said input/output means timer to enable an actuation after a delay which is 
comprising an inductive coil. less than said predetermined delay range. 
33. The system of claim 32, said output circuit routing 36. The timing control system of claim 35, for deto- 
power from the power storage means to at least a por- nating a simulated mortar shell, wherein said predeter- 
tion of said inductive coil, causing said coil to transmit 25 mined delay range is approximately 8-24 seconds after a 
a signal indicating the occurrence of an abort discharge. launch of the shell, and said lesser delay is approxi- 
34. The system of claim 23, said detonation circuit mately 4 seconds after a launch. 
20 
including a squib for initiating a detonation, and further * * * * *  
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